Low-power 2-input AND gate with open-drain Rev. 01 — 15 January 2009

Product data sheet

General description 1.

The 74AUP1G09 provides the single 2-input AND gate with an open-drain output. The output of the device is an open-drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.

Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire V_{CC} range from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire V_{CC} range from 0.8 V to 3.6 V.

This device is fully specified for partial Power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

2. **Features**

- Wide supply voltage range from 0.8 V to 3.6 V
- High noise immunity
- Complies with JEDEC standards:
 - JESD8-12 (0.8 V to 1.3 V)
 - JESD8-11 (0.9 V to 1.65 V)
 - JESD8-7 (1.2 V to 1.95 V)
 - JESD8-5 (1.8 V to 2.7 V)
 - JESD8-B (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114E exceeds 5000 V
 - MM JESD22-A115-A exceeds 200 V
 - CDM JESD22-C101C exceeds 1000 V
- Low static power consumption; $I_{CC} = 0.9 \,\mu A$ (maximum)
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10 % of V_{CC}
- I_{OFF} circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



Low-power 2-input AND gate with open-drain


3. Ordering information

Table 1. Ordering information									
Type number	Package								
	Temperature range	Name	Description	Version					
74AUP1G09GW	–40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	SOT353-1					
74AUP1G09GM	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1.45 \times 0.5 mm	SOT886					
74AUP1G09GF	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1 \times 0.5 mm	SOT891					

4. Marking

Table 2. Marking	
Type number	Marking code
74AUP1G09GW	p9
74AUP1G09GM	р9
74AUP1G09GF	р9


5. Functional diagram



Low-power 2-input AND gate with open-drain

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description Symbol Pin Description						
Symbol	TSSOP5	XSON6	Description			
В	1	1	data input			
A	2	2	data input			
GND	3	3	ground (0 V)			
Y	4	4	data output			
n.c.	-	5	not connected			
V _{CC}	5	6	supply voltage			

7. Functional description

Table 4.Function table

Input		Output
Α	В	Y
L	L	L
L	Н	L
Н	L	L
н	Н	Z

[1] H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF state.

Low-power 2-input AND gate with open-drain

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

					,
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+4.6	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+4.6	V
I _{OK}	output clamping current	V _O < 0 V	-	-50	mA
Vo	output voltage	Active mode and Power-down mode	<u>[1]</u> –0.5	+4.6	V
lo	output current	$V_{O} = 0 V$ to V_{CC}	-	+20	mA
I _{CC}	supply current		-	+50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	T_{amb} = -40 °C to +125 °C	[2] _	250	mW

[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For TSSOP5 packages: above 87.5 °C the value of P_{tot} derates linearly with 4.0 mW/K. For XSON6 packages: above 45 °C the value of P_{tot} derates linearly with 2.4 mW/K.

9. Recommended operating conditions

Table 6.	Recommended operating conditi	ons			
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		0.8	3.6	V
VI	input voltage		0	3.6	V
Vo	output voltage	Active mode and Power-down mode	0	3.6	V
T _{amb}	ambient temperature		-40	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 0.8 V$ to 3.6 V	0	200	ns/V

10. Static characteristics

Table 7.Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = 2	S °C					
V _{IH}	HIGH-level input voltage	$V_{CC} = 0.8 V$	$0.7V_{CC}$	-	-	V
		$V_{CC} = 0.9 V$ to 1.95 V	$0.65V_{CC}$	-	-	V
		$V_{CC} = 2.3 \text{ V} \text{ to } 2.7 \text{ V}$	1.6	-	-	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	-	-	V
V _{IL}	LOW-level input voltage	$V_{CC} = 0.8 V$	-	-	$0.3V_{CC}$	V
		$V_{CC} = 0.9 \text{ V} \text{ to } 1.95 \text{ V}$	-	-	$0.35V_{CC}$	V
		$V_{CC} = 2.3 \text{ V} \text{ to } 2.7 \text{ V}$	-	-	0.7	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	-	0.9	V

NXP Semiconductors

74AUP1G09

Low-power 2-input AND gate with open-drain

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
/ _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		I_{O} = 20 μ A; V_{CC} = 0.8 V to 3.6 V	-	-	0.1	V
		I _O = 1.1 mA; V _{CC} = 1.1 V	-	-	$0.3V_{CC}$	V
		I _O = 1.7 mA; V _{CC} = 1.4 V	-	-	0.31	V
		I _O = 1.9 mA; V _{CC} = 1.65 V	-	-	0.31	V
		$I_0 = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.31	V
		$I_0 = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.44	V
		$I_0 = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.31	V
		$I_0 = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.44	V
	input leakage current	$V_I = GND$ to 3.6 V; $V_{CC} = 0$ V to 3.6 V	-	-	±0.1	μΑ
OZ	OFF-state output current	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{O} = 0 \text{ V to } 3.6 \text{ V};$ $V_{CC} = 3.6 \text{ V}$	-	-	±0.1	μΑ
OFF	power-off leakage current	V_{I} or V_{O} = 0 V to 3.6 V; V_{CC} = 0 V	-	-	±0.2	μΑ
I _{OFF}	additional power-off leakage current	V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	±0.2	μA
CC	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = GND \text{ or } V_{CC}; I_{O} = 0 \; A; \\ V_{CC} = 0.8 \; V \; to \; 3.6 \; V \end{array}$	-	-	0.5	μA
l _{cc}	additional supply current	$V_{I} = V_{CC} - 0.6 \text{ V}; I_{O} = 0 \text{ A}; V_{CC} = 3.3 \text{ V}$	-	-	40	μΑ
à	input capacitance	V_{CC} = 0 V to 3.6 V; V_{I} = GND or V_{CC}	-	0.8	-	pF
$\hat{\mathbf{b}}$	output capacitance	output enabled; $V_0 = GND$; $V_{CC} = 0 V$	-	1.7	-	pF
		output disabled; $V_O = GND$; $V_{CC} = 0 V$	-	1.1	-	pF
amb = -	40 °C to +85 °C					
′ін	HIGH-level input voltage	$V_{CC} = 0.8 V$	$0.7V_{CC}$	-	-	V
		$V_{CC} = 0.9 V$ to 1.95 V	$0.65V_{CC}$	-	-	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.6	-	-	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	-	-	V
′ı∟	LOW-level input voltage	$V_{CC} = 0.8 V$	-	-	$0.3V_{CC}$	V
		V _{CC} = 0.9 V to 1.95 V	-	-	$0.35V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	-	0.9	V
OL	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_0 = 20 \ \mu A; \ V_{CC} = 0.8 \ V \ to \ 3.6 \ V$	-	-	0.1	V
		I _O = 1.1 mA; V _{CC} = 1.1 V	-	-	$0.3V_{CC}$	V
		$I_0 = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	-	-	0.37	V
		I_{O} = 1.9 mA; V_{CC} = 1.65 V	-	-	0.35	V
		I_{O} = 2.3 mA; V_{CC} = 2.3 V	-	-	0.33	V
		$I_{O} = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.45	V
		I_{O} = 2.7 mA; V_{CC} = 3.0 V	-	-	0.33	V
		$I_{O} = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.45	V
	input leakage current	$V_{\rm I}$ = GND to 3.6 V; $V_{\rm CC}$ = 0 V to 3.6 V	-	-	±0.5	μΑ

Table 7. Static characteristics ... continued

74AUP1G09_1

Low-power 2-input AND gate with open-drain

Symbol Parameter Conditions Min Max Unit Тур OFF-state output current $V_{I} = V_{IH}$ or V_{IL} ; $V_{O} = 0$ V to 3.6 V; ±0.5 I_{OZ} μΑ - $V_{CC} = 3.6 V$ ±0.5 power-off leakage current V_{I} or $V_{O} = 0$ V to 3.6 V; $V_{CC} = 0$ V μΑ **I**OFF _ _ additional power-off V_{1} or $V_{0} = 0$ V to 3.6 V; ΔI_{OFF} ±0.6 μΑ -_ $V_{CC} = 0 V \text{ to } 0.2 V$ leakage current supply current $V_I = GND \text{ or } V_{CC}; I_O = 0 \text{ A};$ 0.9 μA Icc -- $V_{CC} = 0.8 V$ to 3.6 V additional supply current $V_{I} = V_{CC} - 0.6 \text{ V}; I_{O} = 0 \text{ A}; V_{CC} = 3.3 \text{ V}$ 50 ΔI_{CC} μΑ -T_{amb} = -40 °C to +125 °C V HIGH-level input voltage $V_{CC} = 0.8 V$ 0.75V_{CC} VIH - $V_{CC} = 0.9 V$ to 1.95 V 0.7V_{CC} V -_ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ 1.6 V _ - $V_{CC} = 3.0 \text{ V}$ to 3.6 V 2.0 V -VIL LOW-level input voltage $V_{CC} = 0.8 V$ _ 0.25V_{CC} V _ $V_{CC} = 0.9 V$ to 1.95 V 0.3V_{CC} V -- $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ 0.7 V -- $V_{CC} = 3.0 \text{ V}$ to 3.6 V 0.9 V _ -LOW-level output voltage $V_I = V_{IH} \text{ or } V_{IL}$ VOL $I_{O} = 20 \ \mu\text{A}; \ V_{CC} = 0.8 \ \text{V} \text{ to } 3.6 \ \text{V}$ 0.11 V -- $I_0 = 1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$ 0.33V_{CC} V -- $I_0 = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$ 0.41 _ _ V $I_0 = 1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$ 0.39 V --I_O = 2.3 mA; V_{CC} = 2.3 V 0.36 V --I_O = 3.1 mA; V_{CC} = 2.3 V 0.50 V _ _ $I_0 = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$ 0.36 V -- $I_0 = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$ 0.50 V --I_I input leakage current $V_{I} = GND$ to 3.6 V; $V_{CC} = 0$ V to 3.6 V ±0.75 μΑ _ μΑ I_{OZ} OFF-state output current $V_I = V_{IH}$ or V_{IL} ; $V_O = 0$ V to 3.6 V; ±0.75 -- $V_{CC} = 3.6 V$ power-off leakage current V_{I} or $V_{O} = 0$ V to 3.6 V; $V_{CC} = 0$ V ±0.75 **I**OFF -_ μΑ additional power-off V_{1} or $V_{0} = 0$ V to 3.6 V; ΔI_{OFF} ±0.75 μΑ -leakage current $V_{CC} = 0 V \text{ to } 0.2 V$ $V_I = GND \text{ or } V_{CC}; I_O = 0 \text{ A};$ 1.4 I_{CC} supply current μA - $V_{CC} = 0.8 V$ to 3.6 V additional supply current $V_{I} = V_{CC} - 0.6 \text{ V}; I_{O} = 0 \text{ A}; V_{CC} = 3.3 \text{ V}$ 75 ΔI_{CC} μΑ --

Static characteristics ... continued Table 7.

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

74AUP1G09 1 **Product data sheet**

Low-power 2-input AND gate with open-drain

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V; for test circuit see Figure 8

Symbol	Parameter	Conditions			25 °C		-40) °C to +1	25 °C	Unit
				Min	Тур <u>[1]</u>	Мах	Min	Max (85 °C)	Max (125 °C)	
C _L = 5 pl	F									
t _{pd}	propagation delay	A or B to Y; see Figure 7	[2]							
		$V_{CC} = 0.8 V$		-	13.5	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		1.9	4.6	10.4	1.8	11.4	12.6	ns
		V_{CC} = 1.4 V to 1.6 V		1.5	3.3	6.5	1.4	7.4	8.2	ns
		V_{CC} = 1.65 V to 1.95 V		1.2	2.9	5.1	1.1	5.9	6.5	ns
		V_{CC} = 2.3 V to 2.7 V		1.0	2.2	3.8	0.9	4.5	4.9	ns
		V_{CC} = 3.0 V to 3.6 V		0.9	2.3	4.0	0.8	4.5	4.9	ns
C _L = 10	pF									
pd	propagation delay	A or B to Y; see Figure 7	[2]							
		$V_{CC} = 0.8 V$		-	16.3	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		2.3	5.6	12.3	2.1	13.7	15.1	ns
		V_{CC} = 1.4 V to 1.6 V		1.8	4.1	7.6	1.7	8.8	9.7	ns
		V_{CC} = 1.65 V to 1.95 V		1.6	3.8	6.1	1.4	7.1	7.8	ns
		V_{CC} = 2.3 V to 2.7 V		1.4	2.9	4.6	1.2	5.4	5.9	ns
		V_{CC} = 3.0 V to 3.6 V		1.3	3.2	5.7	1.1	6.4	7.0	ns
C _L = 15	pF									
pd	propagation delay	A or B to Y; see Figure 7	[2]							
		$V_{CC} = 0.8 V$		-	19.0	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		2.6	6.6	14.2	2.4	15.8	17.4	ns
		V_{CC} = 1.4 V to 1.6 V		2.1	4.8	8.7	1.9	10.1	11.1	ns
		V_{CC} = 1.65 V to 1.95 V		1.9	4.6	7.6	1.7	8.5	9.3	ns
		V_{CC} = 2.3 V to 2.7 V		1.6	3.6	5.6	1.5	6.3	6.9	ns
		V_{CC} = 3.0 V to 3.6 V		1.6	4.1	7.5	1.4	8.3	9.1	ns
C _L = 30	pF									
pd	propagation delay	A or B to Y; see Figure 7	[2]							
		$V_{CC} = 0.8 V$		-	27.0	-	-	-	-	ns
		V_{CC} = 1.1 V to 1.3 V		3.6	9.5	19.5	3.2	21.8	24.0	ns
		V_{CC} = 1.4 V to 1.6 V		2.9	7.0	11.5	2.6	13.6	15.0	ns
		V_{CC} = 1.65 V to 1.95 V		2.6	7.0	12.1	2.3	13.3	14.6	ns
		V_{CC} = 2.3 V to 2.7 V		2.4	5.4	8.9	2.1	9.9	10.9	ns
		V_{CC} = 3.0 V to 3.6 V		2.3	6.5	12.7	2.1	13.9	15.3	ns

Low-power 2-input AND gate with open-drain

Symbol	Parameter	Conditions		25 °C			-40) °C to +1	25 °C	Unit
				Min	Typ ^[1]	Мах	Min	Max (85 °C)	Max (125 °C)	
C _L = 5 p	F, 10 pF, 15 pF and	30 pF						·		
	power dissipation capacitance	$f_i = 1 \text{ MHz};$ V _I = GND to V _{CC}	<u>[3]</u>							
		$V_{CC} = 0.8 V$		-	0.6	-	-	-	-	pF
		V_{CC} = 1.1 V to 1.3 V		-	0.7	-	-	-	-	pF
		V_{CC} = 1.4 V to 1.6 V		-	0.8	-	-	-	-	pF
		V_{CC} = 1.65 V to 1.95 V		-	0.9	-	-	-	-	pF
		V_{CC} = 2.3 V to 2.7 V		-	1.1	-	-	-	-	pF
		V_{CC} = 3.0 V to 3.6 V		-	1.4	-	-	-	-	pF

Table 8. Dynamic characteristics ... continued

[1] All typical values are measured at nominal V_{CC}.

[2] t_{pd} is the same as t_{PZL} and t_{PLZ} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).


 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N$ where:

 f_i = input frequency in MHz;

V_{CC} = supply voltage in V;

N = number of inputs switching.

12. Waveforms



The data input (A or B) to output (Y) propagation delays Fig 7.

Table 9. **Measurement points**

Supply voltage	Input	Output	Output		
V _{CC}	V _M	V _M	V _X		
0.8 V to 1.6 V	0.5V _{CC}	0.5V _{CC}	V _{OL} + 0.1 V		
1.65 V to 2.7 V	0.5V _{CC}	0.5V _{CC}	V _{OL} + 0.15 V		
3.0 V to 3.6 V	$0.5V_{CC}$	0.5V _{CC}	V _{OL} + 0.3 V		

74AUP1G09_1 **Product data sheet**

Low-power 2-input AND gate with open-drain




Table 10.Test data

Supply voltage	Load	V _{EXT}			
V _{CC}	CL	R _L [1]	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}
0.8 V to 3.6 V	5 pF, 10 pF, 15 pF and 30 pF	5 k Ω or 1 M Ω	open	GND	2V _{CC}

[1] For measuring enable and disable times $R_L = 5 k\Omega$.

For measuring propagation delays, set-up and hold times, and pulse width, R_L = 1 M Ω .

NXP Semiconductors

74AUP1G09

Low-power 2-input AND gate with open-drain

13. Package outline




Fig 9. Package outline SOT353-1 (TSSOP5)

Low-power 2-input AND gate with open-drain




Fig 10. Package outline SOT886 (XSON6)

74AUP1G09_1 **Product data sheet**

Low-power 2-input AND gate with open-drain




Fig 11. Package outline SOT891 (XSON6)

Low-power 2-input AND gate with open-drain

14. Abbreviations

Table 11. Abbreviations				
Acronym	Description			
CDM	Charged Device Model			
CMOS	Complementary Metal Oxide Semiconductor			
DUT	Device Under Test			
ESD	ElectroStatic Discharge			
HBM	Human Body Model			
MM	Machine Model			
TTL	Transistor-Transistor Logic			

15. Revision history

Table 12. Revision history						
Document ID	Release date	Data sheet status	Change notice	Supersedes		
74AUP1G09_1	20090115	Product data sheet	-	-		

Low-power 2-input AND gate with open-drain

16. Legal information

16.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Low-power 2-input AND gate with open-drain


18. Contents

1	General description 1
2	Features 1
3	Ordering information 2
4	Marking 2
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description 3
7	Functional description 3
8	Limiting values 4
9	Recommended operating conditions 4
10	Static characteristics 4
11	Dynamic characteristics 7
12	Waveforms 8
13	Package outline 10
14	Abbreviations 13
15	Revision history 13
16	Legal information 14
16.1	Data sheet status 14
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks 14
17	Contact information 14
18	Contents 15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.



Date of release: 15 January 2009 Document identifier: 74AUP1G09_1

